Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit, construction of integrated circuitry, and method of forming an array

Integrated circuit, construction of integrated circuitry, and method of forming an array

US Patent 10692727 · Granted Jun 23, 2020

Estimated economic value: $14,650,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for safely subscribing to locks using hardware extensions2025
Critical section speedup using help-enabled locks2025
Global secondary path locking technique enabling high read concurrency for read-2025
Compact NUMA-aware locks2025
Ticket locks with enhanced waiting2025
Reader bias based locking technique enabling high read concurrency for read-most2025
Hardware transactional memory-assisted flat combining2025
System and method for acquiring and releasing a lock using compact and scalable 2024
Scalable low-loss disaster recovery for data stores2024
Scalable range locks2024
Generic concurrency restriction2024
Compact synchronization in managed runtimes2024