Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compact linked-list-based multi-threaded instruction graduation buffer

Compact linked-list-based multi-threaded instruction graduation buffer

US Patent 10691462 · Granted Jun 23, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prefetch tag for eviction promotion2020
Data management for cache memory2019
Latest producer tracking in an out-of-order processor, and applications thereof2019
Priority framework for a computing device2019
Prefetch tag for eviction promotion2018
Priority framework for a computing device2018
Compact linked-list-based multi-threaded instruction graduation buffer2017
Data managment for cache memory2017
Main memory prefetch operation and multiple prefetch operation2017
Retrieval hash index2017
Address index recovery using hash-based exclusive or2016
Scheduling memory banks based on memory access patterns2016