Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Top plate sampling analog-to-digital converter (ADC) with residue amplifier non-linearity reduction

Top plate sampling analog-to-digital converter (ADC) with residue amplifier non-linearity reduction

US Patent 10686461 · Granted Jun 16, 2020

Estimated economic value: $33,110,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital converter (ADC) having linearization circuit with reconfigurab2025
Methods and apparatus to calibrate analog-to-digital converters2025
Metastability error detection and BER improvement technique in pipelined ADCs2025
Dithering techniques for analog-to-digital converters2025
Voltage-to-delay converter2025
Pretap equalizable continuous time linear equalizer2025
Balun with improved common mode rejection ratio2025
Noise-shaping of additive dither in analog-to-digital converters2025
Lookup table for non-linear systems2025
Lookup table for non-linear systems2025
Multi-bit voltage-to-delay conversion in data converter circuitry2025
Multi-bit voltage-to-delay conversion in data converter circuitry2025