Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DPLL with adjustable delay in integer operation mode

DPLL with adjustable delay in integer operation mode

US Patent 10686451 · Granted Jun 16, 2020

Estimated economic value: $184,976,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital-to-time converter (DTC) non-linearity predistortion2025
Wireless communication technology, apparatuses, and methods2025
Apparatus, system and method of encoding/decoding data according to a parity fun2025
Apparatus, system and method of encoding/decoding data according to a parity fun2025
Methods and devices for TDC resolution improvement2025
Methods and devices for TDC resolution improvement2025
Electronic devices with concurrent radio-frequency transmission and sensing2024
Proximity detection using wi-fi channel state information2024
Method and apparatus for generating frequency modulated continuous wave signal2024
Method and apparatus for generating frequency modulated continuous wave signal2024
Electronic devices with low signal-to-noise ratio range measurement capabilities2024
Methods and devices for asymmetric frequency spreading2024