{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Post-compile cache blocking analyzer", "item": "https://www.patentleaderboard.com/patent/10684833"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Post-compile cache blocking analyzer

Post-compile cache blocking analyzer

US Patent 10684833 · Granted Jun 16, 2020

Estimated economic value: $36,850,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processing large-scale textual inputs using neural networks2024
Apparatus and method to reduce bandwidth and latency overheads of probabilistic 2024
Apparatus and method for loop flattening and reduction in a single instruction m2024
Controller for bridging database architectures2022
Structured machine learning for improved whole-structure relevance of informatio2022
Merging conflict resolution for multi-master distributed databases2022
Multi-master architectures for distributed databases2022
Conflict resolution for multi-master distributed databases2022
Resource-governed protocol and runtime for distributed databases with consistenc2022
System and method for statistical analysis of comparative entropy2021
Available, scalable, and tunable document-oriented storage services2021
Apparatus and method for loop flattening and reduction in a single instruction m2021