Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Peripheral based memory safety scheme for multi-core platforms

Peripheral based memory safety scheme for multi-core platforms

US Patent 10678474 · Granted Jun 9, 2020

Estimated economic value: $21,250,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Statistical ineffective fault analysis protection of Sbox2025
Method for protecting a machine learning model from a side channel attack2025
Method for protecting a machine learning model from being copied2025
Jammer resilient ranging scheme2025
Data processing system having tagged and untagged address pointers and method fo2025
Data processing system having tagged and untagged address pointers and method fo2025
Method and radar system for detecting targeted radar interference2025
Method for watermarking a machine learning model2025
Apparatuses and methods with secure configuration update2025
Apparatuses and methods with secure configuration update2025
Method for protecting a machine learning model from a side channel attack2024
Method for protecting a machine learning model from a side channel attack2024