Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for protecting a cryptographic device against fault attacks while performing cryptographic non-linear operations using linear error correcting codes

System and method for protecting a cryptographic device against fault attacks while performing cryptographic non-linear operations using linear error correcting codes

US Patent 10673610 · Granted Jun 2, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to protect program in integrated circuit2025
Method secured against side-channel attacks performing a cryptographic algorithm2025
Method for securing an AES block cipher algorithm against high-order side-channe2025
Method for securing a multiple point multiplication operation against side-chann2025
Computing device processing expanded data2022
Method secured against side-channel attacks performing an arithmetic operation o2022
Method for securing a cryptographic process with SBOX against high-order side-ch2022
System and method for one-time Chinese-Remainder-Theorem exponentiation for cryp2019
Protection against side channel attacks with an integrity check2014
Zero divisors protecting exponentiation2014
Cryptographic algorithm fault protections2013
Protection against side channel attacks with an integrity check2013