Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Failsafe, ultra-wide voltage input output interface using low-voltage gate oxide transistors

Failsafe, ultra-wide voltage input output interface using low-voltage gate oxide transistors

US Patent 10666257 · Granted May 26, 2020

Estimated economic value: $27,194,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ultra-low power, high speed poly fuse eprom2025
Multipole filter on a quantum device with multiplexing and signal separation2025
Quantum logic circuit qubit layouts2025
Disallowing reads on files associated with compromised data encryption keys2025
Stark shift cancellation2025
Embedded microstrip transmission line2024
Space-saving coupler arm arrangement for superconducting qubits2024
High speed integrated circuit testing2023
Multi-resonant coupling architectures for ZZ interaction reduction2023
Technologies for performing macro operations in memory2023
Robust noise immune, low-skew, pulse width retainable glitch-filter2023
Robust noise immune, low-skew, pulse width retainable glitch-filter2023