Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delayed prefetch manager to multicast an updated cache line to processor cores requesting the updated data

Delayed prefetch manager to multicast an updated cache line to processor cores requesting the updated data

US Patent 10664273 · Granted May 26, 2020

Estimated economic value: $31,191,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
Instructions to convert from FP16 to BF82025
Instructions for structured-sparse tile matrix FMA2025
Matrix transpose and multiply2025
BFLOAT16 scale and/or reduce instructions2025
Instructions to convert from FP16 to BF82025
Coalescing adjacent gather/scatter operations2025
Apparatuses, methods, and systems for instructions for matrix multiplication ins2025
Dynamic cache coherence protocol based on runtime interconnect utilization2025
Systems, methods, and apparatuses for dot production operations2025
Systems and methods of instructions to accelerate multiplication of sparse matri2025
Systems and methods of instructions to accelerate multiplication of sparse matri2025