Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Environmental protection for wafer level and package level applications

Environmental protection for wafer level and package level applications

US Patent 10651103 · Granted May 12, 2020

Estimated economic value: $34,837,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package architecture utilizing wafer to wafer bonding2024
Radio frequency devices with photo-imageable polymers and related methods2024
Method for packaging an integrated circuit (IC) package with embedded heat sprea2024
Method for packaging an integrated circuit (IC) package with embedded heat sprea2024
Monolithic microwave integrated circuit (MMIC) with embedded transmission line (2024
Fluorinated polymers with low dielectric loss for environmental protection in se2024
MMICs with backside interconnects for fanout-style packaging2023
MMICs with backside interconnects for fanout-style packaging2023
Integrated circuit die stacked with backer die including capacitors and thermal 2023
Package architecture utilizing wafer to wafer bonding2023
Integrated circuit (IC) package with embedded heat spreader in a redistribution 2023
Integrated circuit (IC) package with embedded heat spreader in a redistribution 2023