Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and mechanisms for reducing warpage and increasing surface mount technology yields in high performance integrated circuit packages

Apparatus and mechanisms for reducing warpage and increasing surface mount technology yields in high performance integrated circuit packages

US Patent 10643913 · Granted May 5, 2020

Estimated economic value: $33,734,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Socket to support high performance multi-die ASICs2025
Trans-inductor voltage regulator for high bandwidth power delivery2025
Backside integrated voltage regulator for integrated circuits2025
ASIC package with photonics and vertical power delivery2025
Integrated circuit package for high bandwidth memory2025
Structure for optimal XPU socket compression2025
Methods and heat distribution devices for thermal management of chip assemblies2025
Backside integrated voltage regulator for integrated circuits2025
Deep trench capacitors embedded in package substrate2025
Methods and heat distribution devices for thermal management of chip assemblies2025
Backside interconnection interface die for integrated circuits package2024
Methods and heat distribution devices for thermal management of chip assemblies2024