Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for command synchronization in a memory device

Techniques for command synchronization in a memory device

US Patent 10636463 · Granted Apr 28, 2020

Estimated economic value: $22,554,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for a per-DRAM addressability synchronizer circuit2024
Apparatuses and methods for command decoding2024
Apparatuses and methods for command decoding with series connected latches2024
Apparatuses and methods for bias temperature instability mitigation2024
Apparatuses and methods for deactivating a delay locked loop update in semicondu2023
Apparatus including parallel pipeline control and methods of manufacturing the s2023
Selectively controlling clock transmission to a data (DQ) system2022
Apparatuses and methods for adjusting delay of command signal path2021
Apparatuses and methods for adjusting delay of command signal path2021
Apparatus for adjusting delay of command signal path2021
Apparatuses and methods for deactivating a delay locked loop update in semicondu2021
Apparatuses and methods for data transmission offset values in burst transmissio2021