Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Rack-level scheduling for reducing the long tail latency using high performance SSDS

Rack-level scheduling for reducing the long tail latency using high performance SSDS

US Patent 10628233 · Granted Apr 21, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache-coherent interconnect based near-data-processing accelerator2025
Systems and methods for scalable and coherent memory devices2025
Coherent memory system2025
High bandwidth memory system2025
Adjustable function-in-memory computation system2025
In-memory computing with cache coherent protocol2025
Scaling out architecture for dram-based processing unit (DPU)2025
Neural network training with acceleration2025
Bandwidth boosted stacked memory2025
Systems and methods for data placement for in-memory-compute2025
Computational graph optimization2025
Low-latency input data staging to execute kernels2025