Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variable read latency on a serial memory bus

Variable read latency on a serial memory bus

US Patent 10613997 · Granted Apr 7, 2020

Estimated economic value: $62,663,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-ported nonvolatile memory device with bank allocation and related systems 2022
Methods for error detection and correction and corresponding systems and devices2022
Memory controller for non-interfering accesses to nonvolatile memory by differen2022
Secured communication from within non-volatile memory device2022
Securing data logs in memory devices2021
Memory devices, systems, and methods for updating firmware with single memory de2021
Multi-ported nonvolatile memory device with bank allocation and related systems 2021
Nonvolatile memory device with regions having separately programmable secure acc2020
Memory devices, systems, and methods for updating firmware with single memory de2020
Multiple-bank memory device with status feedback for subsets of memory banks2019
Memory apparatus with non-volatile two-terminal memory and expanded, high-speed 2018
Multi-bank non-volatile memory apparatus with high-speed bus2018