Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing power dissipation in a clock distribution network for integrated circuit

Method of reducing power dissipation in a clock distribution network for integrated circuit

US Patent 10606306 · Granted Mar 31, 2020

Estimated economic value: $9,342,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tunable distributed oscillator2024
Method of reducing power dissipation in a clock distribution network for integra2019
Clock distribution network for integrated circuit2018
Digital correction of spurious tones caused by a phase detector of a hybrid anal2016
Method and apparatus for improving the signal integrity of high-speed serial dat2015
Interleaved digital to analog conversion2014
Direct contact heat control of micro structures2014
Low temperature ceramic microelectromechanical structures2011