Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using a layer performance metric (LPM) to perform placement, routing, and/or optimization of an integrated circuit (IC) design

Using a layer performance metric (LPM) to perform placement, routing, and/or optimization of an integrated circuit (IC) design

US Patent 10599882 · Granted Mar 24, 2020

Estimated economic value: $19,517,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inflatable support2025
Inflatable support2022
Pneumatic chair jack2021
Footprint-based optimization performed simultaneously with other steps2014
Fill patterning for symmetrical circuits2013
Adjustable quick mounting system2012