Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Packet scheduling in a switch for reducing cache-miss rate at a destination network node

Packet scheduling in a switch for reducing cache-miss rate at a destination network node

US Patent 10581762 · Granted Mar 3, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Link aggregation in InfiniBand networks2025
Dynamic fabric reaction for optimized collective communication2025
Session-based remote direct memory access2025
Stateful filtering systems and methods2024
Unique address assignment without reconfiguration2024
Cardinality-based traffic control2023
Session-based remote direct memory access2023
Cable latency measurement2023
Network flow sampling fairness2023
Low-latency delivery of in-band telemetry data2023
Gateway for remote direct memory access over converged ethernet2022
Avoiding markers for longest prefix match based on binary search tree algorithm2022