Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock synchronization in an ADPLL

Clock synchronization in an ADPLL

US Patent 10581439 · Granted Mar 3, 2020

Estimated economic value: $13,817,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flow control valve2025
Method of controlling a frequency-modulated oscillator of a phase-locked loop ci2025
Method of controlling a frequency-modulated oscillator of a phase-locked loop ci2025
Flow control valve2023
Flow control valve2022
Successive approximation register (SAR) analog-to-digital converter (ADC), radar2020
Charge pump and method for operating a charge pump2020
Charge pump and method for operating a charge pump2020
Signal amplitude aware dithering method for enhancing small signal linearity in 2020
Method and apparatus for generating a frequency estimation signal2020
Digitally controlled oscillator2020
Successive approximation register analog-to-digital converter, electronic device2019