Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming a bulk field effect transistor (FET) with sub-source/drain isolation layers and the resulting structures

Methods of forming a bulk field effect transistor (FET) with sub-source/drain isolation layers and the resulting structures

US Patent 10580897 · Granted Mar 3, 2020

Estimated economic value: $32,225,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microfluidic channel structure and method2025
Edge couplers with a fine-alignment mechanism2025
Electro-absorption modulators with stacked waveguide tapers2025
Light coupling between stacked photonics chips2024
Photonics chips and semiconductor products having angled optical fibers2023
Optical ring resonator-based microfluidic sensor2023
Optical power modulators based on total internal reflection2022
Semiconductor fin structure and method of fabricating the same2022
Physically unclonable function architecture including memory cells with parallel2021
Quantum-confined stark effect (QCSE) modulator and photonics structure incorpora2021
Micro-LED display assembly2020
Methods of forming stacked SOI semiconductor devices with back bias mechanism2020