Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stress buffer layer in embedded package

Stress buffer layer in embedded package

US Patent 10580715 · Granted Mar 3, 2020

Estimated economic value: $18,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method of monitoring performance of an electronic device2025
Dual down-set conductive terminals for externally mounted passive components2025
Power module with multi-layer substrate and second insulation layer to increase 2025
Power module with multi-layer substrate and second insulation layer to increase 2025
Method and apparatus for transmitting and receiving data in wireless communicati2025
Thermoelectric conversion module2025
Packaged semiconductor device including heat slug2025
Packaged semiconductor device including heat slug2025
Interconnect structure for high power GaN module including a printed planar inte2025
Wireless communication system supporting full duplex radio, and apparatus theref2025
IC package with heat spreader2025
Leaded semiconductor device package having leads with different widths2025