Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-time scheme for optimizing performance and power in dual rail power supplies memories

Self-time scheme for optimizing performance and power in dual rail power supplies memories

US Patent 10580479 · Granted Mar 3, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuits for pulse-width control in memory devices and related methods2019
Circuits for pulse-width control in memory devices and related methods2019
High density memory architecture2017
Read-current and word line delay path tracking for sense amplifier enable timing2017
Read-write contention circuitry2016
Concurrent true and complement signal generation2016
Memory device with separately controlled sense amplifiers2016
Error prediction in logic and memory devices2015
Error prediction in logic and memory devices2014
Memory device with control circuitry for generating a reset signal in read and w2014
Digital storage element architecture comprising integrated 2-to-1 multiplexer fu2014
Improving routability of integrated circuit design without impacting the design 2012