Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High operation frequency, area efficient and cost effective content addressable memory architecture

High operation frequency, area efficient and cost effective content addressable memory architecture

US Patent 10572440 · Granted Feb 25, 2020

Estimated economic value: $25,532,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for cloud-based anomaly detection and alerting for streaming d2025
Multistage round robin arbitration in a multiuser system2021
Multistage round robin arbitration2020
Parallel pipeline logic circuit for generating CRC values utilizing lookup table2019
Parallel pipeline logic circuit for generating CRC values utilizing lookup table2019
Low area parallel checker for multiple test patterns2019
Generic width independent parallel checker for a device under test2019
Generic width independent parallel checker for a device under test2019
Generic bit error rate analyzer for use with serial data links2019
Generic bit error rate analyzer for use with serial data links2019
Current steering digital to analog converter with decoder free quad switching2018
Self-calibrated digital-to-analog converter2016