Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automated voltage and timing margin measurement for NAND flash interface

Automated voltage and timing margin measurement for NAND flash interface

US Patent 10566037 · Granted Feb 18, 2020

Estimated economic value: $8,681,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selectable performance boost for storage devices2025
Selectable performance-based partitioning2025
Spark gap electrostatic discharge (ESD) protection for memory cards2022
Memory card pad layout supporting multiple communication protocols2021
Dynamic termination scheme for memory communication2019
Tuning circuitry and operations for non-source-synchronous systems2018