Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout techniques for high-speed and low-power signal paths in integrated circuits with small channel devices

Layout techniques for high-speed and low-power signal paths in integrated circuits with small channel devices

US Patent 10559532 · Granted Feb 11, 2020

Estimated economic value: $23,660,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for AI-powered smart homes and offices2024
Continuous feature-independent determination of features for deviation analysis2023
Programmable analog calibration circuit supporting iterative measurement of an i2023
Determination of candidate features for deviation analysis2023
Top contributor recommendation for cloud analytics2023
Context-based possession-less access of secure information2021
Wireless network host in silent mode2021
Techniques for facilitating secure, credential-free user access to resources2019
Context-based possession-less access of secure information2019
Apparatus and method for clock signal frequency division using self-resetting, l2019
Wireless network host in silent mode2019
Invisible password reset protocol2019