Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Peripheral component interconnect express (PCIE) network with input/output (I/O) chaining to reduce communication time within execution of I/O channel operations

Peripheral component interconnect express (PCIE) network with input/output (I/O) chaining to reduce communication time within execution of I/O channel operations

US Patent 10552054 · Granted Feb 4, 2020

Estimated economic value: $2,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Command to obtain power consumption data2025
Input/output processor power management2025
Snoop logic function streaming timers2025
Snoop logic function streaming timers2025
Command to automatically set port speed of a device port2025
Input/output (I/O) store protocol for pipelining coherent operations2025
Processor debugging over an interconnect fabric2025
Address based hardware snoop logic with configurable snoopable space settings fo2025
Address based hardware snoop logic with configurable snoopable space settings fo2025
Data constructs for a shared network adapter2025
System for collaborative hardware RTL logic timing debug in integrated circuit d2025
Technique to handle insufficient on-chip memory capacity in decompressors2025