{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Reduce echo level by scrambling phases of echoes from multiple ports in FDX node", "item": "https://www.patentleaderboard.com/patent/10541723"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduce echo level by scrambling phases of echoes from multiple ports in FDX node

Reduce echo level by scrambling phases of echoes from multiple ports in FDX node

US Patent 10541723 · Granted Jan 21, 2020

Estimated economic value: $58,682,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Amplifier supporting full duplex (FDX) operations2022
Echo cancellation in multiple port full duplex (FDX) nodes and amplifiers2022
Echo cancellation to alleviate timing varying channels2021
Echo cancellation (EC) training for a full duplex (FDX) amplifier2021
Upstream (US) funneling noise suppression2021
Time division duplex (TDD) full duplex (FDX) with a remote duty cycle (DS) frame2021
Upstream split scheduler2020
System architecture for supporting digital pre-distortion and full duplex in cab2020
Proactive echo cancellation (EC) training2020
Hybrid active tap2020
Digital echo cancellation with single feedback2020
Virtual physical layer2020