Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controller architecture for reducing on-die capacitance

Controller architecture for reducing on-die capacitance

US Patent 10541020 · Granted Jan 21, 2020

Estimated economic value: $14,343,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Behavioral user security policy2022
System and method for management of a database system2021
Controller architecture for reducing on-die capacitance2021
Power delivery network analysis of memory unit I/O power domain2020
Dial home optimizer2020
On-die decoupling capacitor area optimization2020
Mitigation of simultaneous switching output effects2020
Method of signal integrity and power integrity analysis for address bus2020
Die resistance-capacitance extraction and validation2020
Selection of die and package parasitic for IO power domain2020
Probability-based optimization of system on chip (SOC) power2020
Non-disruptive upgrade of applications2014