Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for bonding branch instruction with architectural delay slot

Apparatus and method for bonding branch instruction with architectural delay slot

US Patent 10540179 · Granted Jan 21, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Address manipulation using indices and tags2023
Address manipulation using indices and tags2023
Address manipulation using indices and tags2021
Processor supporting arithmetic instructions with branch on overflow and methods2020
Modeless instruction execution with 64/32-bit addressing2020
Fetch ahead branch target buffer2020
Processors and methods for cache sparing stores2018
Processor with virtualized instruction set architecture and methods2018
Pipelined ECC-protected memory access2017
Way lookahead2017
Way lookahead2017
Processor with kernel mode access to user space virtual addresses2016