Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device alert of completion of internally self-timed power-up and reset operations

Memory device alert of completion of internally self-timed power-up and reset operations

US Patent 10539989 · Granted Jan 21, 2020

Estimated economic value: $3,626,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power standby mode for memory devices2025
Memory devices and methods having multiple acknowledgements in response to a sam2024
Integrated module assembly for optical integrated circuits2024
Memory devices and methods having instruction acknowledgement2022
Memory latency reduction in XIP mode2022
Concurrent read and reconfigured write operations in a memory device2021
Read latency reduction in a memory device2020
Concurrent read and reconfigured write operations in a memory device2020
Automatic switch to single SPI mode when entering UDPD2019
Support for improved throughput in a memory device2019
Offset test pads for WLCSP final test2019
Read latency reduction in a memory device2019