Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, and a synchronous digital circuit, for preventing propagation of set-up timing data errors

Method, and a synchronous digital circuit, for preventing propagation of set-up timing data errors

US Patent 10534396 · Granted Jan 14, 2020

Estimated economic value: $42,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor having a register file, processing unit, and instruction sequencer, an2024
Human-machine-interface system comprising a convolutional neural network hardwar2023
Apparatus for processing a signal2022
Method and system for processing interrupts with shadow units in a microcontroll2021
Self-regulating body-biasing techniques for process, voltage, and temperature (P2020
Closed-loop adaptive voltage, body-biasing and frequency scaling2020
Closed-loop adaptive voltage, body-biasing and frequency scaling2020
Closed-loop adaptive voltage, body-biasing and frequency scaling2020
Event-based power manager2020
Level shifter circuit with transistor drive strength variation compensation2019
Level shifter circuit with transistor drive strength variation compensation2019
Level shifter circuit with transistor drive strength variation compensation2019