Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Load compensation to reduce deterministic jitter in clock applications

Load compensation to reduce deterministic jitter in clock applications

US Patent 10530368 · Granted Jan 7, 2020

Estimated economic value: $41,689,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shielding in a unit capacitor array2020
Shielding in a unit capacitor array2020
Digital-to-time converter2020
Digital-to-time converter2020
Load compensation to reduce deterministic jitter in clock applications2020
Load compensation to reduce deterministic jitter in clock applications2020
Time-to-voltage converter with extended output range2020
Neutralization of phase perturbations from deterministic electromagnetic interfe2020
Neutralization of phase perturbations from deterministic electromagnetic interfe2020
Time-to-voltage converter using correlated double sampling2020
Time-to-voltage converter using correlated double sampling2020
Wide range glitchless switchable clock divider with modified 2/3 divider stages2019