Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit, LDMOS with trapezoid JFET, bottom gate and ballast drift and fabrication method

Integrated circuit, LDMOS with trapezoid JFET, bottom gate and ballast drift and fabrication method

US Patent 10529804 · Granted Jan 7, 2020

Estimated economic value: $24,502,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adjustable bed2025
Adjustable bed2025
Adjustable bed2025
Method, apparatus, device and medium for processing distributed file2025
Air-fuel mixer and combustion system2025
Biological characteristic information detection device and electronic device2025
Customized anomaly detection in sandbox software security systems using graph co2025
Pressure detection module and electronic device2024
Early malware detection in on-the-fly security sandboxes using recursive neural 2024
Fuel circuit for a fuel injector2024
Prognostic alert strategy for reductant pump in exhaust aftertreatment system fo2024
LDMOS transistor and method of forming the LDMOS transistor with improved Rds*Cg2023