Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wobble reduction in an integer mode digital phase locked loop

Wobble reduction in an integer mode digital phase locked loop

US Patent 10516401 · Granted Dec 24, 2019

Estimated economic value: $64,740,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for online gain calibration of digital-to-time converters2025
Video transfer circuit with multi-chip synchronization circuitry2025
Systems and methods for online gain calibration of digital-to-time converters2023
Robust step detection using low cost MEMS accelerometer in mobile applications, 2023
Dual slope digital-to-time converters and methods for calibrating the same2023
Frequency synthesizer2022
Robust step detection using low cost MEMS accelerometer in mobile applications, 2022
Cycle slip detection and correction in phase-locked loop2020
Phase cancellation in a phase-locked loop2020
Time-to-digital converter circuit2020
Cycle slip detection and correction in phase-locked loop2020
System of power-saving in MEMS sensor applications2020