Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-detecting method and circuit for testing a delay locked loop/delay line

Phase-detecting method and circuit for testing a delay locked loop/delay line

US Patent 10511313 · Granted Dec 17, 2019

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for testing storage device in power interruptions2021
Wide-range PCIe power-measuring apparatus2021
Apparatus and methods for fast and secure storage of data2020
Garbage collection method for a data storage apparatus by finding and cleaning a2019
Operation aware striping in parallel drives2018
Preloading an application while an operating system loads2017
Method and apparatus for providing an interface between a host device and a plur2016
Operation aware striping in parallel drives2016
Serial interface for FPGA prototyping2016
Data storage methods and apparatus2015
Multiple port routing circuitry for flash memory storage systems2015
Systems and methods for operating a flash memory file system2015