Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for auto-aligned manufacturing of a VDMOS transistor, and auto-aligned VDMOS transistor

US Patent 10510849 · Granted Dec 17, 2019

Estimated economic value: $33,776,000

Assignee

Inventors

View full patent text on Google Patents →