Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic bit-line clamping circuit for computing-in-memory applications and clamping method thereof

Dynamic bit-line clamping circuit for computing-in-memory applications and clamping method thereof

US Patent 10510386 · Granted Dec 17, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detection of passive intermodulation distortion in open radio access network2025
Input sequence re-ordering method and input sequence re-ordering unit with multi2025
Control circuit, memory system and control method2025
Self-aligned contact for embedded memory2025
Memory devices and methods of forming the same2025
3T memory with enhanced speed of operation and data retention2025
Memory array structure with dynamic differential-reference based readout scheme 2025
Electrode plate drying device and coating device2025
Battery cell, manufacturing method and manufacturing apparatus of same, battery,2025
Shift register having low power mode2025
Memory test circuit, memory chip, and testing method of memory chip2025
Sense amplifier circuit and method2025