Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Observation by a debug host with memory model and timing offset calculation between instruction and data traces of software execution carried on in a debug target having a main memory and a cache arrangement

Observation by a debug host with memory model and timing offset calculation between instruction and data traces of software execution carried on in a debug target having a main memory and a cache arrangement

US Patent 10509713 · Granted Dec 17, 2019

Estimated economic value: $590,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for radio communications2025
Task scheduling2020
Air intake heater system for a combustion engine, method for heating intake air 2020
Determining life consumption of a mechanical part2019
Enabling secured debug of an integrated circuit2018
Palpometer2017
Articulated bed2012
Device and method for biometric verification and registration of a persons ident2008
Software controlled gear change mechanism for a motor vehicle2005
Drive unit for electric motors including a circuit board with power distribution2002