Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout design for fanout patterns in self-aligned double patterning process

Layout design for fanout patterns in self-aligned double patterning process

US Patent 10497566 · Granted Dec 3, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure and manufacturing method thereof2025
Routing pattern2025
Memory device and flash memory device with improved support for staircase region2024
Method for achieving terminal-pair definition of four-terminal-pair impedance an2024
Memory device and manufacturing method thereof2024
Polishing pad, method for manufacturing polishing pad, and polishing method2023
Line structure for fan-out circuit and manufacturing method thereof, and photoma2021
Semiconductor structure and method forming the same2020
Semiconductor device having etching control layer in substrate and method of fab2020
Semiconductor device having etching control layer in substrate and method of fab2020
Method for forming an aligned mask2019
Interlevel connectors in multilevel circuitry, and method for forming the same2019