Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Resilient vertical stacked chip network for routing memory requests to a plurality of memory dies

Resilient vertical stacked chip network for routing memory requests to a plurality of memory dies

US Patent 10496561 · Granted Dec 3, 2019

Estimated economic value: $65,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive address tracking2025
Access heatmap implementations at a host device2025
Delta predictions for page scheduling2025
Adaptive address tracking2025
Selective cache line memory encryption2025
Devices, systems, and methods for detecting and mitigating silent data corruptio2025
Memory-aware pre-fetching and cache bypassing systems and methods2025
Fast failure recovery of applications2025
Systems and methods for continuous in-memory versioning2025
Method and apparatus for generating artificial intelligence resistant verificati2025
Adaptive control for in-memory versioning2025
Performance monitoring for a memory system2025