Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit arrangement and technique for setting matrix values in three-terminal memory cells

Circuit arrangement and technique for setting matrix values in three-terminal memory cells

US Patent 10489483 · Granted Nov 26, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heterogeneous radiation-hardened computing system2024
Heterogeneous radiation-hardened computing system2024
Systems and methods for dynamically reconfigurable artificial synapses and neuro2024
Analog vector-matrix multiplication by capacitive elements with resistive state 2022
Analog vector-matrix multiplication by capacitive elements with resistive state 2022
Two-terminal electronic charge resistance switching device2021
Two-terminal electronic charge resistance switching device2021
Mixed core processor unit2020
Mixed core processor unit2020
Memory access system2020
Ionic floating-gate memory device2019
Tunable ionic electronic transistor2019