Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level chip scale filter packaging using semiconductor wafers with through wafer vias

Wafer level chip scale filter packaging using semiconductor wafers with through wafer vias

US Patent 10483248 · Granted Nov 19, 2019

Estimated economic value: $10,483,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Triazatricycle compounds for the treatment of autoimmune disease2025
Moisture barrier for metal insulator metal capacitors and integrated circuit hav2025
Method of forming a region shielding within a package of a microelectronic devic2025
Power amplifier modules including semiconductor resistor and tantalum nitride te2024
3D-interconnect with electromagnetic interference (“EMI”) shield and/or antenna2024
Region shielding within a package of a microelectronic device2024
Method for in-situ modification of mercury quantum dots in traditional thermal i2024
Moisture barrier for bond pads and integrated circuit having the same2023
Devices and methods related to stack structures including passivation layers for2023
Mercury cadmium telluride-black phosphorous van der waals heterojunction infrare2023
Method of making moisture barrier for bond pads and integrated circuit having th2022
Wafer level chip scale filter packaging using semiconductor wafers with through 2022