Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and method for buffering data using a delayed write data signal and a memory receiving write addresses in a first order and read addresses in a second order

Systems and method for buffering data using a delayed write data signal and a memory receiving write addresses in a first order and read addresses in a second order

US Patent 10474390 · Granted Nov 12, 2019

Estimated economic value: $34,107,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Streaming FFT with bypass function2022
Average pooling in a neural network2021
Low-density parity-check (LDPC) encode using an LDPC decoder2020
Interleaved data block processing in low-density parity-check (LDPC) encoder and2020
Controlling an LED string using a current sink with low side voltage regulation2017
Pipelined phase accumulator2016
Current sink with low side voltage regulation2014
Circuit structure for multiplying numbers using look-up tables and adders2013
Mixed radix discrete fourier transform2012
Method for operational amplifier sharing between channels2007