Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for maximizing frequency while checking data integrity on a physical interface bus

Method for maximizing frequency while checking data integrity on a physical interface bus

US Patent 10466920 · Granted Nov 5, 2019

Estimated economic value: $13,312,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interface bus speed optimization2024
Interface bus speed optimization2024
High bit rate communication interface with common mode voltage adjustment2023
High bit rate communication interface with common mode voltage adjustment2023
High throughput, low power, high parity architecture for database SSD2022
High throughput, low power, high parity architecture for database SSD2022
Dynamic calibration of frequency and power storage interface2022
Dynamic calibration of frequency and power storage interface2022
Dynamic calibration of frequency and power storage interface2021
Dynamic calibration of frequency and power storage interface2021
Interface adjustment processes for a data storage device2020
Method for maximizing power efficiency in memory interface block2019