Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Calibrated biasing of sleep transistor in integrated circuits

Calibrated biasing of sleep transistor in integrated circuits

US Patent 10454476 · Granted Oct 22, 2019

Estimated economic value: $16,310,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM with P-type access transistors and complementary field-effect transistor te2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Apparatus and method to optimize sense-amp enable pulse-width in SRAM arrays2025
Camera module for heat dissipation and ground and electronic device including th2025
Detecting laser-injected faults2025
Circuits and methods for supply voltage detection and timing monitoring2025
Circuits and methods for supply voltage detection and timing monitoring2025
Camera module and electronic device including the same2024
Optical lens assembly and electronic device including same2024
Unified retention and wake-up clamp apparatus and method2024
Unified retention and wake-up clamp apparatus and method2024
Unified retention and wake-up clamp apparatus and method2024