Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced noise dynamic comparator for a successive approximation register analog-to-digital converter

Reduced noise dynamic comparator for a successive approximation register analog-to-digital converter

US Patent 10447290 · Granted Oct 15, 2019

Estimated economic value: $29,590,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to improve performance of voltage to delay converters2025
Level shifter for high voltage driver2025
Multi-point reference distribution circuit2025
Methods and apparatus to convert analog voltages to delay signals2025
Dynamic biasing circuit2022
Cascode bias for comparator2022
Analog-to-digital converter2022
Analog to digital (A/D) converter with internal diagnostic circuit2021
Semiconductor package with filler particles in a mold compound2021
Reduced noise dynamic comparator for a successive approximation register analog-2021
Reduced noise dynamic comparator for a successive approximation register analog-2021
Reduced noise dynamic comparator for a successive approximation register analog-2021