Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Analog-to-digital converter noise reduction techniques

Analog-to-digital converter noise reduction techniques

US Patent 10447289 · Granted Oct 15, 2019

Estimated economic value: $55,336,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhancing efficiency of excess loop delay compensation in delta-sigma analog-to-2024
Delay locked loops with calibration for external delay2024
Continuous wave laser driver with energy recycling2024
Time of flight transmitter with self-stabilized optical output phase2023
Gain programmability techniques for delta-sigma analog-to-digital converter2023
Multi quantizer loops for delta-sigma converters2023
Resonant laser driver2022
Apparatus and method for current measurement2021
Communication method and mobile terminal2021
Method to embed ELD DAC in SAR quantizer2021
SAR ADCs with dedicated reference capacitor for each bit capacitor2020
Reconfigurable low power and low area gate bootsrapping circuit2020