Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers

Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers

US Patent 10446210 · Granted Oct 15, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

NAND string utilizing floating body memory cell2024
Memory device comprising electrically floating body transistor2024
Content addressable memory device having electrically floating body transistor2024
Scalable floating body memory cell for memory compilers and method of using floa2024
Memory device having electrically floating body transistor2024
Memory cell comprising first and second transistors and methods of operating2024
MRAM access coordination systems and methods via pipeline in parallel2024
MRAM access coordination systems and methods via pipeline in parallel2024
MRAM access coordination systems and methods via pipeline in parallel2024
Content addressable memory device having electrically floating body transistor2024
NAND string utilizing floating body memory cell2023
Systems and methods for reducing standby power in floating body memory devices2023