Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-PFD feedback delay generation circuit

Dual-PFD feedback delay generation circuit

US Patent 10439620 · Granted Oct 8, 2019

Estimated economic value: $23,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

BAW resonator based oscillator2025
Glitch-free synchronization and SYSREF windowing and generation scheme2024
Phase syncronizing PLL output across reference and VCO clock domains2019
Phase syncronizing PLL output across reference and VCO clock domains2019
Phase noise improvement techniques for wideband fractional-N synthesizers2018
Phase lock loop with a digital charge pump2018
Frequency synthesizer for achieving fast re-lock between alternate frequencies i2017
Fractional-N synthesizer with pre-multiplication2016
Phase frequency detector (PFD) circuit with improved lock time2016
Phase frequency detector (PFD) circuit with improved lock time2016
System and method for pulse width modulation2016
Fast locking clock and data recovery using only two samples per period2016