Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-pass cache tile processing for visibility testing in a tile-based architecture

Two-pass cache tile processing for visibility testing in a tile-based architecture

US Patent 10438314 · Granted Oct 8, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for configuring a processor to function as multiple, separate process2025
Virtualizing hardware processing resources in a processor2025
Heuristics enabled tiled rendering2025
Compute task state encapsulation2025
Cooperative group arrays2025
Distributed shared memory2025
Techniques for configuring a processor to function as multiple, separate process2024
Fault buffer for tracking page faults in unified virtual memory system2023
Techniques for configuring a processor to function as multiple, separate process2023
Power efficient attribute handling for tessellation and geometry shaders2023
Techniques for reconfiguring partitions in a parallel processing system2023
Fault buffer for tracking page faults in unified virtual memory system2022