Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device, layout pattern and method for manufacturing an integrated circuit

Semiconductor device, layout pattern and method for manufacturing an integrated circuit

US Patent 10431541 · Granted Oct 1, 2019

Estimated economic value: $12,777,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detection module2025
Pellicle membrane with improved properties2025
Optical assembly with coating and methods of use2025
SOIC chip architecture2025
Package component2025
Array substrate and touch display device2025
Phase-change memory cell and method for fabricating the same2025
Phase-change memory cell and method for fabricating the same2025
Display panel and driving method thereof, and display device2025
Light emitting substrate, wiring substrate and display device2025
Through-circuit Vias in interconnect structures2025
Through-circuit Vias in interconnect structures2025